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Interest in tightly coupled multiprocessor computer systems has grown as the possibilities for
high performance with such systems have been recognized. Central to their design is the
structure of the network over which the processors communicate. Unless properly designed,
such networks can be both a cost and performance bottleneck. This paper focuses on the
design of VLSI communications networks, this is, on communications network which can be
placed on a single VLSI chip. Traditional SSI-based boost and complexity measures for such
networks have principally involved switch aggregate counts. In a VLSI domain, however, more
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Complete Abstract:
Interest in tightly coupled multiprocessor computer systems has grown as the possibilities for high
performance with such systems have been recognized. Central to their design is the structure of the
network over which the processors communicate. Unless properly designed, such networks can be both a
cost and performance bottleneck. This paper focuses on the design of VLSI communications networks,
this is, on communications network which can be placed on a single VLSI chip. Traditional SSI-based
boost and complexity measures for such networks have principally involved switch aggregate counts. In a
VLSI domain, however, more appropriate measures involve chip area, and space-time product. The effects
of network topology and VLSI layout on these measures are reviewed with regard to two network types.
Another important question related to the VLSI communication network problem related to the chip pin
constraints. This problem is discussed and some effects and options presented by bit slice network
designs are described.

